Vol. 46

Latest Volume
All Volumes
All Issues

Implementation of a Pldro with a Fractional Multiple Frequency of Reference

By Won Il Chang and Chul Soon Park
Progress In Electromagnetics Research Letters, Vol. 46, 13-18, 2014


A PLDRO (Phase Locked Dielectric Resonator Oscillator) with the output frequency of a fractional multiple of reference is proposed and implemented. The key element in the proposed PLDRO is an image rejection mixer placed between a VCDRO (Voltage Controlled Dielectric Resonator Oscillator) and SPD (Sampling Phase Detector). The image rejection mixer shifts the coupled signal from the VCDRO before the signal feeds the SPD. Therefore, the output frequency of the PLDRO can be realized such that it is not harmonically related with its reference frequency. The frequency divider and multiplier generate the IF frequency for the mixer from the reference frequency. The general PLL (Phase Locked Loop) design parameters such as the damping coefficient and the natural frequency are derived for the proposed topology of the PLDRO. A 7.25 GHz PLDRO with a 100MHz reference, intended for use as a local oscillator for a ka band Block-up Converter (BUC), is designed and measured. A BJT (Bipolar Junction Transistor) is used as an active component of the VCDRO and a modified two micro-strip line coupled DR model is presented and used for frequency tuning range estimation. The measured phase noise at 10 kHz/100 kHz offset is 101 dBc/Hz and 115 dBc/Hz, respectively. The fabricated PLDRO size is 100 mm by 105 mm by 23 mm including a 100 MHz reference crystal oscillator.


Won Il Chang and Chul Soon Park, "Implementation of a Pldro with a Fractional Multiple Frequency of Reference," Progress In Electromagnetics Research Letters, Vol. 46, 13-18, 2014.


    1. Tsutsumi, K., M. Komaki, M. Shimozawa, and N. Suematsu, "Low phase-noise ku-band PLL-IC with ---104:5 dBc/Hz at 10 kHz o®set using SiGe HBT ECL PFD," Asia Pacific Microwave Conference, 373-376, Dec. 2009.

    2. Chen, Z., C.-C. Wang, and P. Heydari, "W-band frequency synthesis using a Ka-band PLL and two different frequency triplers," IEEE Radio Frequency Integrated Circuits Symposium, 1-4, Jun. 2011.

    3. Gai, X., G. Liu, S. Chartier, A. Trasser, and H. Schumacher, "A PLL with ultra low phase noise for millimeter wave application," 2010 European Microwave Conference (EuMC), 9-72, Sep. 2010.

    4. Follmann, R., D. Kother, F. Herzel, F. Winkler, and H.-V. Heyer, "A low-noise 8-12 GHz fractional-N PLL in SiGe BiCMOS technology," 2010 European Microwave Integrated Circuits Conference (EuMIC), 98-101, Sep. 2010.

    5. Herzel, F., S. A. Osmany, K. Schmalz, W. Winkler, J. C. Scheytt, T. Podrebersek, R. Follmann, and H.-V. Heyer, "An integrated 18 GHz fractional-N PLL in SiGe BiCMOS technology for satellite communications," Proc. 2009 IEEE Radio Frequency Integrated Circuits Symp. (RFIC 2009), 329-332, Boston, MA, Jun. 2009.

    6. Brilliant, A., "Understanding phase-locked DRO design aspects," Microwave Journal, Sep. 2000.

    7. Gravel, J.-F. and J. S. Wight, "On the conception and analysis of a 12-GHz push-push phase-locked DRO," IEEE Transactions on Microwave Theory and Techniques, Vol. 54, No. 1, 153-159, Jan. 2006.

    8. Cao, Z. and X.-H. Tang, "Fundamental wave phase-locked dual band push push DRO using out of phase Wilkinson power combiner," IET Electronics letters, Vol. 46, No. 8, 572-573, 2010.

    9. Kajfez, D. and P. Guillon, Dielectric Resonators, Artech House, 1986.

    10. IESS-308, "Intelsat Earth Station Standards (IESS); Performance characteristics for intermediate data rate digital carriers using convolutional encoding/Viterbi encoding and QPSK modulation (QPSK/IDR),", 1998.